eby certify that this correspondence is being deposited with the united states postal cice as in an envelope addressed to: commissioner of patents and trademarks,ALEXANDRIA, √A 22313-1450, on <u>10/08/03</u>

The applicant and/or attorney requests the date of deposit as the filing date. Depositor: KAREN CINQ-MARS

UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of 10/08/03

Group Art Unit: Bertrand Gabillard

<u>Serial No. 10/605,361</u> Examiner:

Filed: 9/25/03 International Business

Machines Corporation

2070 Route 52

Hopewell Junction, NY 12533

TITLE: AN IMPROVED VOLTAGE TO CURRENT CONVERTER CIRCUIT

INFORMATION DISCLOSURE STATEMENT

Assistant Commissioner for Patents Alexandria, VA 22313-1450

Sir:

Pursuant to the duty of disclosure set forth in 37 C.F.R. 1.56, and further pursuant to the provisions of 37 C.F.R. 1.97 and 1.98, applicants hereby respectfully submit copies of the non-US patents and publications as listed on Form PTO-1449, attached hereto.

In citing these documents, no representation is made nor intended as to the pertinency or non-pertinency of the art, that better art than that listed is not available, or that other art is not applicable.

No fee is believed to be due for this submission. If any fees are required, however, the Commissioner is hereby authorized to charge such fees to Deposit Account No. 09-0458.

> Respectfully submitted, Bertrand Gabillard

James /J. Cioffi(/

Registration No. 51,564

Telephone No. 845-894-3363

	IPE			FR92002	Docket Number (Optional) FR920020014US1		Application Number 10/605,361		
	INFO	RMATION DISCLOSURE		Applicant(s) BERTRAND GA	ABILLARD				
U.S.				Filing Date 9/25					
We.		on Co.		U.S. PATENT DOCUMENTS					
*EXAMINER INITIAL	REF	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE		
INTERE						<u></u>	IF APPRO	PRIATE	
			-	***					
		- 1 1 1 1 1 1 1 1.							
				FOREIGN PATENT DOCUM	ENTS				
	REF	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	Translation YES NO		
:									
					cluding Author, Title,		_		
		Article: "Fully Integrat IEEE JOURNAL OF S	ted CMOS Phase- OLID-STATE CII	Locked Loop with 15 to 240 RCUITES, VOL. 30, NO.11,	MHz Locking Rang NOVEMBER 1995	ge and+50 ps Jit	ter",		
EXAMINER				DATE CONSIDERE	DATE CONSIDERED				
EXAMINE	R: Initia	al if citation considered, whether clude copy of this form with next	or not citation is in c	conformance with MPEP Section	n 609; Draw line thro	ugh citation if not	in conform	ance and	
Form PTO-A820				P09A/REV04 Patent and Trademark Office * U.S. DEPARTMENT OF COMMER			COMMERCE		

Form PTO-A820 (also form PTO-1449)